1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include <baseboard/gpio.h>
#include <baseboard/variants.h>
#include <boardid.h>
#include <gpio.h>
#include <soc/gpio.h>
#include <ec/google/chromeec/ec.h>
static const struct soc_amd_gpio ezkinil_bid1_gpio_set_stage_ram[] = {
/* PEN_DETECT_ODL - Not connected */
PAD_NC(GPIO_4),
/* PEN_POWER_EN - Not connected */
PAD_NC(GPIO_5),
/* DMIC_SEL */
PAD_GPO(GPIO_13, LOW), // Select Camera 1 Dmic
/* USB_OC4_L - USB_A1 */
PAD_NF(GPIO_14, USB_OC4_L, PULL_NONE),
/* USB_OC2_L - USB A0 */
PAD_NF(GPIO_18, USB_OC2_L, PULL_NONE),
/* EN_PWR_WIFI */
PAD_GPO(GPIO_29, HIGH),
/* EN_PWR_TOUCHPAD_PS2 */
PAD_GPO(GPIO_67, HIGH),
/* MST_GPIO_2 (Fw Update HDMI hub) */
PAD_GPI(GPIO_86, PULL_NONE),
/* EN_DEV_BEEP_L */
PAD_GPO(GPIO_89, HIGH),
/* MST_GPIO_3 (Fw Update HDMI hub) */
PAD_GPI(GPIO_90, PULL_NONE),
/* USI_RESET */
PAD_GPO(GPIO_140, HIGH),
};
static const struct soc_amd_gpio ezkinil_bid2_gpio_set_stage_ram[] = {
/* PEN_DETECT_ODL - Not connected */
PAD_NC(GPIO_4),
/* PEN_POWER_EN - Not connected */
PAD_NC(GPIO_5),
/* FPMCU_RST_L Change NC */
PAD_NC(GPIO_11),
/* DMIC_SEL */
PAD_GPO(GPIO_13, LOW), // Select Camera 1 Dmic
/* EN_PWR_WIFI */
PAD_GPO(GPIO_29, HIGH),
/* EN_PWR_TOUCHPAD_PS2 */
PAD_GPO(GPIO_67, HIGH),
/* FPMCU_BOOT0 Change NC */
PAD_NC(GPIO_69),
/* MST_GPIO_2 (Fw Update HDMI hub) Change NC */
PAD_NC(GPIO_86),
/* EN_DEV_BEEP_L */
PAD_GPO(GPIO_89, HIGH),
/* TP */
PAD_NC(GPIO_90),
/* USI_RESET */
PAD_GPO(GPIO_140, HIGH),
};
static const struct soc_amd_gpio ezkinil_bid3_gpio_set_stage_ram[] = {
/* PEN_DETECT_ODL - Not connected */
PAD_NC(GPIO_4),
/* PEN_POWER_EN - Not connected */
PAD_NC(GPIO_5),
/* FPMCU_RST_L Change NC */
PAD_NC(GPIO_11),
/* FPMCU_BOOT0 Change NC */
PAD_NC(GPIO_69),
/* EN_DEV_BEEP_L */
PAD_GPO(GPIO_89, HIGH),
/* USI_RESET */
PAD_GPO(GPIO_140, HIGH),
};
const struct soc_amd_gpio *variant_override_gpio_table(size_t *size)
{
uint32_t board_version;
/*
* If board version cannot be read, assume that this is an older revision of the board
* and so apply overrides. If board version is provided by the EC, then apply overrides
* if version < 2.
*/
if (google_chromeec_cbi_get_board_version(&board_version))
board_version = 1;
if (board_version <= 1) {
*size = ARRAY_SIZE(ezkinil_bid1_gpio_set_stage_ram);
return ezkinil_bid1_gpio_set_stage_ram;
} else if (board_version == 2) {
*size = ARRAY_SIZE(ezkinil_bid2_gpio_set_stage_ram);
return ezkinil_bid2_gpio_set_stage_ram;
}
*size = ARRAY_SIZE(ezkinil_bid3_gpio_set_stage_ram);
return ezkinil_bid3_gpio_set_stage_ram;
}
|
