summaryrefslogtreecommitdiff
path: root/src/mainboard/hp/dl145_g3/Config.lb
blob: e0eb5d3ca864359f1c6af5eb1d421e13f5fc43be (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
##
## This file is part of the coreboot project.
##
## Copyright (C) 2006 AMD
## Written by Yinghai Lu <yinghailu@gmail.com> for AMD.
##
## Copyright (C) 2007 University of Mannheim
## Written by Philipp Degler <pdegler@rumms.uni-mannheim.e> for Uni of Mannheim
##
## Copyright (C) 2009 University of Heidelberg
## Written by Mondrian Nuessle <nuessle@uni-hd.de> for Uni of Heidelberg
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 2 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
##

## CONFIG_XIP_ROM_SIZE must be a power of 2.
default CONFIG_XIP_ROM_SIZE = 64 * 1024
include /config/nofailovercalculation.lb

arch i386 end

##
## Build the objects we have code for in this directory.
##

driver mainboard.o

#needed by irq_tables and mptable and acpi_tables
object get_bus_conf.o

if CONFIG_GENERATE_MP_TABLE object mptable.o end
if CONFIG_GENERATE_PIRQ_TABLE object irq_tables.o end

if CONFIG_USE_INIT
	makerule ./auto.o
		depends "$(CONFIG_MAINBOARD)/cache_as_ram_auto.c option_table.h"
		action "$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) -I$(TOP)/src -I. -c $(CONFIG_MAINBOARD)/cache_as_ram_auto.c -o $@"
	end
else
	makerule ./auto.inc
		depends "$(CONFIG_MAINBOARD)/cache_as_ram_auto.c option_table.h"
		action "$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(TOP)/src -I. -c -S $(CONFIG_MAINBOARD)/cache_as_ram_auto.c -o $@"
		action "perl -e 's/\.rodata/.rom.data/g' -pi $@"
		action "perl -e 's/\.text/.section .rom.text/g' -pi $@"
	end
end

##
## Build our 16 bit and 32 bit coreboot entry code
##
if CONFIG_USE_FALLBACK_IMAGE
	mainboardinit cpu/x86/16bit/entry16.inc
	ldscript /cpu/x86/16bit/entry16.lds
end

mainboardinit cpu/x86/32bit/entry32.inc

	if CONFIG_USE_INIT
		ldscript /cpu/x86/32bit/entry32.lds
	end

	if CONFIG_USE_INIT
		ldscript /cpu/amd/car/cache_as_ram.lds
	end

##
## Build our reset vector (This is where coreboot is entered)
##
if CONFIG_USE_FALLBACK_IMAGE
	mainboardinit cpu/x86/16bit/reset16.inc
	ldscript /cpu/x86/16bit/reset16.lds
else
	mainboardinit cpu/x86/32bit/reset32.inc
	ldscript /cpu/x86/32bit/reset32.lds
end

##
## Include an id string (For safe flashing)
##
mainboardinit arch/i386/lib/id.inc
ldscript /arch/i386/lib/id.lds

	##
	## Setup Cache-As-Ram
	##
	mainboardinit cpu/amd/car/cache_as_ram.inc

###
### This is the early phase of coreboot startup
### Things are delicate and we test to see if we should
### failover to another image.
###
if CONFIG_USE_FALLBACK_IMAGE
		ldscript /arch/i386/lib/failover.lds
end

###
### O.k. We aren't just an intermediary anymore!
###

##
## Setup RAM
##
	if CONFIG_USE_INIT
		initobject auto.o
	else
		mainboardinit ./auto.inc
	end


# config for hp/dl145_g3
chip northbridge/amd/amdk8/root_complex
	device apic_cluster 0 on
		chip cpu/amd/socket_F
			device apic 0 on end
		end
	end
	device pci_domain 0 on
		chip northbridge/amd/amdk8  # northbridge
			device pci 18.0 on  # devices on link 0
				chip southbridge/broadcom/bcm21000 # HT2100
					device pci 0.0 on
					end   # bridge to slot PCI-E 4x ??
					device pci 1.0 on
					end
					device pci 2.0 on
					end  # unused
					device pci 3.0 on  	# bridge to slot PCI-E 16x ??
					end
					device pci 4.0 on
					end  # unused
					device pci 5.0 on
						device pci 4.0 on end # BCM5715 NIC
						device pci 4.1 on end # BCM5715 NIC
					end
				end
				chip southbridge/broadcom/bcm5785 # HT1000
					device pci 0.0 on  # HT PXB  0x0036
						device pci d.0 on end # PCI/PCI-X bridge 0x0104
						device pci e.0 on end # SATA 0x024a
					end
					device pci 1.0 on end # Legacy  pci main  0x0205
					device pci 1.1 on end # IDE	0x0214
					device pci 1.2 on     # LPC	0x0234
						chip superio/nsc/pc87417
							device  pnp 4e.0 off  # Floppy
								io 0x60 = 0x3f0
								irq 0x70 = 6
								drq 0x74 = 2
							end
							device pnp 4e.1 off  # Parallel Port
									io 0x60 = 0x378
								irq 0x70 = 7
							end
							device pnp 4e.2 off # Com 2
									io 0x60 = 0x2f8
								irq 0x70 = 3
							end
							device pnp 4e.3 off  # Com 1
									io 0x60 = 0x3f8
								irq 0x70 = 4
							end
							device pnp 4e.4 off end # SWC
							device pnp 4e.5 off end # Mouse
							device pnp 4e.6 off  # Keyboard
									io 0x60 = 0x60
									io 0x62 = 0x64
								irq 0x70 = 1
							end
							device pnp 4e.7 off end # GPIO
							device pnp 4e.f off end # XBUS
							device pnp 4e.10 on #RTC
								io 0x60 = 0x70
								io 0x62 = 0x72
							end
						end # end superio
					end # end pci 1.2
					device pci 1.3 off end # WDTimer    0x0238
					device pci 1.4 on end # XIOAPIC0   0x0235
					device pci 1.5 on end # XIOAPIC1
					device pci 1.6 on end # XIOAPIC2
					device pci 2.0 on end # USB	0x0223
					device pci 2.1 on end # USB
					device pci 2.2 on end # USB
					device pci 3.0 on end # VGA
					
					#bx_a013+ start
					#chip drivers/pci/onboard    #SATA2
					#	device pci 5.0 on end
					#	device pci 5.1 on end
					#	device pci 5.2 on end
					#	device pci 5.3 on end
					#end
					#bx_a013+ end
				end
			end
			device pci 18.0 on end
			device pci 18.0 on end
			device pci 18.1 on end
			device pci 18.2 on end
			device pci 18.3 on end
      end # amdk8

   end #pci_domain
end