blob: 6ff3c1e225d1d4c1145df818854c944f57b624d2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
/* This file is part of the coreboot project. */
/*
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License, or (at your
* option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/*
* "The way things are connected" and a few setup options
*/
#ifndef _MAINBOARD_HP_PAVILION_M6_1035DX_MAINBOARD_H
#define _MAINBOARD_HP_PAVILION_M6_1035DX_MAINBOARD_H
/* What is connected to GEVENT pins */
#define EC_SCI_GEVENT 3
#define EC_LID_GEVENT 22
#define EC_SMI_GEVENT 23
#define PCIE_GEVENT 8
/* Any GEVENT pin can be mapped to any GPE. We try to keep the mapping 1:1, but
* we make the distinction between GEVENT pin and SCI.
*/
#define EC_SCI_GPE EC_SCI_GEVENT
#define EC_LID_GPE EC_LID_GEVENT
#define PME_GPE 0x0b
#define PCIE_GPE 0x18
#endif /* _MAINBOARD_HP_PAVILION_M6_1035DX_MAINBOARD_H */
|
