src/mainboard/intel/cedarisland_crb/romstage.c


1
2
3
4
5
6
7
8

/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */

#include <soc/romstage.h>

void mainboard_memory_init_params(FSPM_UPD *mupd)
{
}