summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/dg43gt/cmos.layout
blob: b92a95e997b589b69c066bd2b9bbef4c1864ba42 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
##
## This file is part of the coreboot project.
##
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##

# -----------------------------------------------------------------
entries

# -----------------------------------------------------------------
# Status Register A
# -----------------------------------------------------------------
# Status Register B
# -----------------------------------------------------------------
# Status Register C
#96           4       r       0        status_c_rsvd
#100          1       r       0        uf_flag
#101          1       r       0        af_flag
#102          1       r       0        pf_flag
#103          1       r       0        irqf_flag
# -----------------------------------------------------------------
# Status Register D
#104          7       r       0        status_d_rsvd
#111          1       r       0        valid_cmos_ram
# -----------------------------------------------------------------
# Diagnostic Status Register
#112          8       r       0        diag_rsvd1

# -----------------------------------------------------------------
0          120       r       0        reserved_memory
#120        264       r       0        unused

# -----------------------------------------------------------------
# RTC_BOOT_BYTE (coreboot hardcoded)
384          1       e       4        boot_option
388          4       h       0        reboot_counter
#390          5       r       0        unused?

# -----------------------------------------------------------------
# coreboot config options: console
395          4       e       6        debug_level

# coreboot config options: southbridge
408         1       e       10        sata_mode
409          2       e       7        power_on_after_fail
411          1       e       1        nmi

# coreboot config options: cpu
#424        8       r       0        unused

# coreboot config options: northbridge
432         4        e      11        gfx_uma_size
#435        549       r       0        unused


# coreboot config options: check sums
984         16       h       0        check_sum

1024        144       r       0        recv_enable_results
# -----------------------------------------------------------------

enumerations

#ID value   text
1     0     Disable
1     1     Enable
2     0     Enable
2     1     Disable
4     0     Fallback
4     1     Normal
6     0     Emergency
6     1     Alert
6     2     Critical
6     3     Error
6     4     Warning
6     5     Notice
6     6     Info
6     7     Debug
6     8     Spew
7     0     Disable
7     1     Enable
7     2     Keep
10    0     AHCI
10    1     Compatible
11    1     4M
11    2     8M
11    3     16M
11    4     32M
11    5     48M
11    6     64M
11    7     128M
11    8     256M
11    9     96M
11    10     160M
11    11     224M
11    12     352M

# -----------------------------------------------------------------
checksums

checksum 392 983 984