summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/jarrell/failover.c
blob: f561611a896c4e34bd3eb8a75a7519f6e5a3b140 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
#define ASSEMBLY 1
#define __PRE_RAM__
#include <stdint.h>
#include <device/pci_def.h>
#include <device/pci_ids.h>
#include <arch/io.h>
#include <arch/romcc_io.h>
#include <cpu/x86/lapic.h>
#include "pc80/serial.c"
#include "arch/i386/lib/console.c"
#include "pc80/mc146818rtc_early.c"
#include "cpu/x86/lapic/boot_cpu.c"
#include "northbridge/intel/e7520/memory_initialized.c"

static unsigned long main(unsigned long bist)
{
	return bist;
}