summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/saddlebrook/Kconfig
blob: f2b7344aaab5e11f6544104e6253c15ca404cb9b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
##
## This file is part of the coreboot project.
##
## Copyright (C) 2017 Intel Corporation.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##

if BOARD_INTEL_SKLSDLBRK

config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_4096
	select CONSOLE_SERIAL
	select DRIVERS_UART
	select GENERIC_SPD_BIN
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select INTEL_LPSS_UART_FOR_CONSOLE
	select SKYLAKE_SOC_PCH_H
	select SOC_INTEL_SKYLAKE
	select SUPERIO_NUVOTON_NCT6776
	select SUPERIO_NUVOTON_NCT6776_COM_A
	select SADDLEBROOK_USES_FSP1_1
	select HAVE_CMOS_DEFAULT
	select MAINBOARD_USES_IFD_GBE_REGION
	select USE_INTEL_FSP_MP_INIT

config SADDLEBROOK_USES_FSP1_1
	bool "FSP driver 1.1"

config IRQ_SLOT_COUNT
	int
	default 18

config MAINBOARD_DIR
	string
	default "intel/saddlebrook"

config MAINBOARD_PART_NUMBER
	string
	default "Skylake Saddle Brook"

config MAINBOARD_FAMILY
	string
	default "Intel_SaddleBrook"

config MAX_CPUS
	int
	default 8

config TPM_PIRQ
	hex
	default 0x18  # GPP_E0_IRQ

endif