blob: c483b27c5189f3022e6f05c8d0d911c50aabddb5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
/*
* This file is part of the coreboot project.
*
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef ONBOARD_H
#define ONBOARD_H
#include "irqroute.h"
/*
* Calculation of gpio based irq.
* Gpio banks ordering : GPSW, GPNC, GPEC, GPSE
* Max direct irq (MAX_DIRECT_IRQ) is 114.
* Size of gpio banks are
* GPSW_SIZE = 98
* GPNC_SIZE = 73
* GPEC_SIZE = 27
* GPSE_SIZE = 86
*/
/*
* gpio based irq for kbd, 17th index in North Bank
* MAX_DIRECT_IRQ + GPSW_SIZE + 18
*/
/* ToDo: change kbd irq to gpio bank index */
#define BOARD_I8042_IRQ 182
#define BOARD_TOUCH_IRQ 184
/* Audio: Gpio index in SW bank */
#define JACK_DETECT_GPIO_INDEX 95
/* SCI: Gpio index in N bank */
#define BOARD_SCI_GPIO_INDEX 15
/* Trackpad: Gpio index in N bank */
#define BOARD_TRACKPAD_GPIO_INDEX 18
#define BOARD_TRACKPAD_NAME "trackpad"
#define BOARD_TRACKPAD_WAKE_GPIO ACPI_ENABLE_WAKE_SUS_GPIO(1)
#define BOARD_TRACKPAD_I2C_BUS 5
#define BOARD_TRACKPAD_I2C_ADDR 0x15
#define BOARD_TOUCHSCREEN_NAME "touchscreen"
#define BOARD_TOUCHSCREEN_WAKE_GPIO ACPI_ENABLE_WAKE_SUS_GPIO(2)
#define BOARD_TOUCHSCREEN_I2C_BUS 0
#define BOARD_TOUCHSCREEN_I2C_ADDR 0x4a /* TODO(shawnn): Check this */
/* SD CARD gpio */
#define SDCARD_CD 81
#define AUDIO_CODEC_HID "10EC5650"
#define AUDIO_CODEC_CID "10EC5650"
#define AUDIO_CODEC_DDN "RTEK Codec Controller "
#define AUDIO_CODEC_I2C_ADDR 0x1A
#define BCRD2_PMIC_I2C_BUS 0x01
#define DPTF_CPU_PASSIVE 88
#define DPTF_CPU_CRITICAL 90
#endif
|
