summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/wtm2/cmos.layout
blob: 3b2b829209c298ee669701cbbe12dfe0e44256ad (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
## SPDX-License-Identifier: GPL-2.0-only

# -----------------------------------------------------------------
entries

# -----------------------------------------------------------------
0          120       r       0        reserved_memory

# -----------------------------------------------------------------
# RTC_BOOT_BYTE (coreboot hardcoded)
384          1       e       4        boot_option
388          4       h       0        reboot_counter

# -----------------------------------------------------------------
# coreboot config options: console
395          4       e       6        debug_level

# coreboot config options: cpu
400          1       e       2        hyper_threading

# coreboot config options: southbridge
408          1       e       1        nmi
409          2       e       7        power_on_after_fail

# coreboot config options: bootloader
#Used by ChromeOS:
416        128       r        0        vbnv

# SandyBridge MRC Scrambler Seed values
896         32        r       0        mrc_scrambler_seed
928         32        r       0        mrc_scrambler_seed_s3

# coreboot config options: check sums
984         16       h       0        check_sum

# -----------------------------------------------------------------

enumerations

#ID value   text
1     0     Disable
1     1     Enable
2     0     Enable
2     1     Disable
4     0     Fallback
4     1     Normal
6     0     Emergency
6     1     Alert
6     2     Critical
6     3     Error
6     4     Warning
6     5     Notice
6     6     Info
6     7     Debug
6     8     Spew
7     0     Disable
7     1     Enable
7     2     Keep
# -----------------------------------------------------------------
checksums

checksum 392 415 984