summaryrefslogtreecommitdiff
path: root/src/mainboard/jetway/j7f2/devicetree.cb
blob: ce5589f31610c0a63bd4ea8832c3f28d4218e74d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
chip northbridge/via/cn700			# Northbridge
	device domain 0 on			# PCI domain
		device pci 0.0 on end			# AGP Bridge
		device pci 0.1 on end			# Error Reporting
		device pci 0.2 on end			# Host Bus Control
		device pci 0.3 on end			# Memory Controller
		device pci 0.4 on end			# Power Management
		device pci 0.7 on end			# V-Link Controller
		device pci 1.0 on end			# PCI Bridge
		chip southbridge/via/vt8237r		# Southbridge
			# Enable both IDE channels.
			register "ide0_enable" = "1"
			register "ide1_enable" = "1"
			# Both cables are 40pin.
			register "ide0_80pin_cable" = "0"
			register "ide1_80pin_cable" = "0"
			register "fn_ctrl_lo" = "0x80"
			register "fn_ctrl_hi" = "0x1d"
			device pci a.0 on end			# Firewire
			device pci f.0 on end			# SATA
			device pci f.1 on end			# IDE
			device pci 10.0 on end			# OHCI
			device pci 10.1 on end			# OHCI
			device pci 10.2 on end			# OHCI
			device pci 10.3 on end			# OHCI
			device pci 10.4 on end			# EHCI
			device pci 11.0 on			# Southbridge LPC
				chip superio/fintek/f71805f		# Super I/O
					device pnp 2e.0 off		# Floppy
						io 0x60 = 0x3f0
						irq 0x70 = 6
						drq 0x74 = 2
					end
					device pnp 2e.1 on		# Parallel Port
						io 0x60 = 0x378
						irq 0x70 = 7
						drq 0x74 = 3
					end
					device pnp 2e.2 on		# COM1
						io 0x60 = 0x3f8
						irq 0x70 = 4
					end
					device pnp 2e.3 on		# COM2
						io 0x60 = 0x2f8
						irq 0x70 = 3
					end
					device pnp 2e.b on		# HWM
						io 0x60 = 0xec00
					end
				end
			end
			device pci 11.5 on end			# AC'97 audio
			# device pci 11.6 off end		# AC'97 Modem
			device pci 12.0 on end			# Ethernet
		end
	end
	device cpu_cluster 0 on			# APIC cluster
		chip cpu/via/c7			# VIA C7
			device lapic 0 on end		# APIC
		end
	end
end