blob: 312a621f191f286a41ba0e07f3535992ba9b2b51 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#include "ec.h"
#include <acpi/acpi.h>
#include <console/console.h>
#include <device/device.h>
#include <southbridge/amd/agesa/hudson/smi.h>
static void pavilion_cold_boot_init(void)
{
/* Lid SMI is only used in non-ACPI mode; leave it off in S3 resume */
hudson_configure_gevent_smi(EC_LID_GEVENT, SMI_MODE_SMI, SMI_LVL_LOW);
/* EC is not powered off during S3 sleep */
lenovo_g505s_ec_init();
}
static void mainboard_enable(struct device *dev)
{
printk(BIOS_INFO, "Mainboard " CONFIG_MAINBOARD_PART_NUMBER " Enable.\n");
hudson_configure_gevent_smi(EC_SMI_GEVENT, SMI_MODE_SMI, SMI_LVL_HIGH);
hudson_enable_smi_generation();
if (!acpi_is_wakeup_s3())
pavilion_cold_boot_init();
}
struct chip_operations mainboard_ops = {
.enable_dev = mainboard_enable,
};
|