summaryrefslogtreecommitdiff
path: root/src/mainboard/msi/ms7707/devicetree.cb
blob: f520ea49e7bb74baab9fec6c78e83b966b034af1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
chip northbridge/intel/sandybridge
	register "gfx.link_frequency_270_mhz" = "0"
	device cpu_cluster 0x0 on
		chip cpu/intel/model_206ax
			register "c1_acpower" = "1"
			register "c1_battery" = "1"
			register "c2_acpower" = "3"
			register "c2_battery" = "3"
			register "c3_acpower" = "5"
			register "c3_battery" = "5"
			device lapic 0x0 on end
			device lapic 0xacac off end
		end
	end
	device domain 0x0 on
		subsystemid 0x1462 0x7707 inherit

		device pci 00.0 on  end	# Host bridge
		device pci 01.0 on  end	# PCIe Bridge for discrete graphics
		device pci 02.0 off end	# Internal graphics

		chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
			register "c2_latency" = "0x0065"
			register "docking_supported" = "0"
			register "gen1_dec" = "0x000c0291"
			register "gen2_dec" = "0x000c0a01"
			register "pcie_port_coalesce" = "1"
			register "sata_interface_speed_support" = "0x3"
			register "sata_port_map" = "0x33"
			register "spi_lvscc" = "0x2005"
			register "spi_uvscc" = "0x2005"
			register "gpe0_en" = "0x28000040"

			device pci 16.0 on  end	# Management Engine Interface 1
			device pci 16.1 off end	# Management Engine Interface 2
			device pci 16.2 off end	# Management Engine IDE-R
			device pci 16.3 off end	# Management Engine KT
			device pci 19.0 on  end	# Intel Gigabit Ethernet
			device pci 1a.0 on  end	# USB2 EHCI #2
			device pci 1b.0 on  end	# HD Audio controller
			device pci 1c.0 on  end	# PCIe Port #1
			device pci 1c.1 off end	# PCIe Port #2
			device pci 1c.2 off end	# PCIe Port #3
			device pci 1c.3 off end	# PCIe Port #4
			device pci 1c.4 off end	# PCIe Port #5
			device pci 1c.5 off end	# PCIe Port #6
			device pci 1c.6 on  end	# PCIe Port #7
			device pci 1c.7 off end	# PCIe Port #8
			device pci 1d.0 on  end	# USB2 EHCI #1
			device pci 1e.0 off end	# PCI bridge
			device pci 1f.0 on	# LPC bridge
				chip superio/fintek/f71808a
					register "multi_function_register_0" = "0x00"	# 0x28
					register "multi_function_register_1" = "0xc0"	# 0x29
					register "multi_function_register_2" = "0x20"	# 0x2a
					register "multi_function_register_3" = "0x4f"	# 0x2b
					register "multi_function_register_4" = "0x90"	# 0x2c
					register "hwm_peci_tsi_ctrl" = "0x02"	# 0x0a - PECI enabled, 1.23 V
					register "hwm_tcc_temp" = "0x64"	# 0x0c - TCC temperature = 100 °C
					register "hwm_fan1_seg1_speed" = "0xff"	# 0xaa - Fan 1 segment 1
					register "hwm_fan1_seg2_speed" = "0xe2"	# 0xab - Fan 1 segment 2
					register "hwm_fan1_seg3_speed" = "0xaf"	# 0xac - Fan 1 segment 3
					register "hwm_fan1_seg4_speed" = "0x89"	# 0xad - Fan 1 segment 4
					register "hwm_fan1_seg5_speed" = "0x72"	# 0xae - Fan 1 segment 5
					register "hwm_fan1_temp_src" = "0x10"	# 0xaf - Fan 1 source = PECI
					register "hwm_fan2_seg1_speed" = "0xff"	# 0xba - Fan 2 segment 1 = 100%
					register "hwm_fan2_seg2_speed" = "0xd9"	# 0xbb - Fan 2 segment 2 = 86%
					register "hwm_fan2_seg3_speed" = "0xb2"	# 0xbc - Fan 2 segment 3 = 74%
					register "hwm_fan2_seg4_speed" = "0x99"	# 0xbd - Fan 2 segment 4 = 62%
					register "hwm_fan2_seg5_speed" = "0x80"	# 0xbe - Fan 2 segment 5 = 50%
					register "hwm_fan2_temp_src" = "0x1e"	# 0xbf - Fan 2 source = temperature 2

					register "hwm_domain1_en" = "0x01"
					register "hwm_fan1_boundary_hysteresis"   = "0x43"
					register "hwm_vt1_boundary_1_temperature" = "0x52"	# 82°C
					register "hwm_vt1_boundary_2_temperature" = "0x46"	# 70°C
					register "hwm_vt1_boundary_3_temperature" = "0x41"	# 65°C
					register "hwm_vt1_boundary_4_temperature" = "0x37"	# 55°C

					device pnp 4e.1 off end	# Serial Port
					device pnp 4e.4 on		# Hardware monitor
						io 0x60 = 0x295
						irq 0x70 = 0
						# global
						irq 0x27 = 0x10		# PWOK follows Intel sequence
						irq 0x2d = 0x2e		# Anykey+MouseButton wakeup
					end
					device pnp 4e.5 on		# Keyboard
						io 0x60 = 0x060
						irq 0x70 = 1
						irq 0x72 = 12
					end
					device pnp 4e.6 on		# GPIO
						irq 0x70 = 0
						irq 0xd0 = 0x20		# GPIO2 Output Enable
						irq 0xd1 = 0x20		# GPIO2 Output Data
						irq 0xd3 = 0x20		# GPIO2 Drive Enable
					end
					device pnp 4e.7 off		# WDT
						io 0x60 = 0xa00
					end
					device pnp 4e.8 off end	# CIR
					device pnp 4e.a on		# PME, ACPI, Power Saving Registers
						irq 0xe2 = 0x0c		# EuP control
						irq 0xed = 0xc0		# EuP Watchdog Control
						irq 0xf4 = 0x10		# Keep Last State Select
						irq 0xf9 = 0x09		# LED VSB Mode Select
					end
				end
			end
			device pci 1f.2 on  end	# SATA Controller 1
			device pci 1f.3 on  end	# SMBus
			device pci 1f.5 off end	# SATA Controller 2
			device pci 1f.6 off end	# Thermal
		end
	end
end