summaryrefslogtreecommitdiff
path: root/src/mainboard/ocp/wedge100s/devicetree.cb
blob: bbea89e558c0b45cfe23bd5ca715479f07eeb412 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
chip soc/intel/fsp_broadwell_de
	device cpu_cluster 0 on
		device lapic 0 on end
	end
	device domain 0 on
		device pci 00.0 on end # SoC router
		device pci 14.0 on end # xHCI Controller
		device pci 19.0 on end # Gigabit LAN Controller
		device pci 1d.0 on end # EHCI Controller
		device pci 1f.0 on
			chip drivers/pc80/tpm
				device pnp 0c31.0 on end
			end
			chip superio/ite/it8528e
				# COM1, routed to COM-e header
				device pnp 6e.1 on
					io 0x60 = 0x3f8
					irq 0x70 = 4
				end
				# COM2, routed to COM-e header
				device pnp 6e.2 on
					io 0x60 = 0x2f8
					irq 0x70 = 3
				end
				device pnp 6e.4 off end
				device pnp 6e.5 off end
				device pnp 6e.6 off end
				device pnp 6e.a off end
				device pnp 6e.f off end
				device pnp 6e.10 off end
				device pnp 6e.11 on
					io 0x60 = 0x62
					io 0x62 = 0x66
					irq 0x70 = 1
				end
				device pnp 6e.12 on
					io 0x60 = 0x68
					io 0x62 = 0x6c
					irq 0x70 = 1
				end
				device pnp 6e.13 off end
				device pnp 6e.14 off end
				device pnp 6e.17 off end
				device pnp 6e.18 off end
				device pnp 6e.19 off end
			end	#superio/ite/it8528e
		end # LPC Bridge
		device pci 1f.2 on end # SATA Controller
		device pci 1f.3 on end # SMBus Controller
		device pci 1f.5 on end # SATA Controller
	end
end