1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
|
#include <console/console.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <device/pci_ops.h>
#include <arch/io.h>
#include <pc80/mc146818rtc.h>
#include "chip.h"
#include "../southbridge/amd/cs5536/cs5536_smbus2.h"
#include <cpu/amd/vr.h>
/* Borrowed from mc146818rtc.c */
#define CMOS_READ(addr) ({ \
outb((addr),RTC_PORT(0)); \
inb(RTC_PORT(1)); \
})
#define CMOS_WRITE(val, addr) ({ \
outb((addr),RTC_PORT(0)); \
outb((val),RTC_PORT(1)); \
})
static void write_bit(unsigned char val) {
unsigned char byte = CMOS_READ(440 / 8);
/* Don't change it if its already set */
if ((byte & 1) == (val & 1))
return;
byte &= ~1;
byte |= val & 1;
CMOS_WRITE(val, 440/8);
}
static unsigned short _getsmbusbase(void) {
unsigned devfn = PCI_DEVFN(0xf, 0);
device_t dev = dev_find_slot(0x0, devfn);
unsigned long addr = pci_read_config32(dev, PCI_BASE_ADDRESS_0);
return (unsigned short) (addr & ~1);
}
static void init_dcon(void) {
int ret = 1;
unsigned short rev = 0;
unsigned short iobase = _getsmbusbase();
printk_debug("CHECKING FOR DCON (%x)\n", iobase);
/* Get the IO base for the SMBUS */
rev = do_smbus_read_word(iobase, 0x0D << 1, 0x00);
if (rev & 0xDC00) {
printk_debug("DCON FOUND - REV %x\n", rev);
/* Enable the DCON */
ret = do_smbus_write_word(iobase, 0x0D << 1, 0x01, 0x0069);
if (ret != 0)
printk_debug("DCON ENABLE FAILED\n", ret);
}
else
printk_debug("DCON NOT FOUND (%x)\n", rev);
write_bit(rev > 0 ? 1 : 0);
}
void
init_cafe_irq(void){
const unsigned char slots_cafe[4] = {11, 0, 0, 0};
/* CAFE PCI slots */
pci_assign_irqs(0, 0x0C, slots_cafe);
/* Make the pin assignments - NOTENOTENOTE: This should be
* configurable!
*/
/* Configure the GPIO pins to use - class 0, index 9 to configure
* AB. Write 0xFF to disable
*/
vrWrite(0x9, 0XFF00);
/* Configure the GPIO pins to use - class 0, index A to configure
* CD. Write 0xFF to disable
*/
vrWrite(0xA, 0xFFFF);
}
static void init(struct device *dev) {
/*
unsigned bus = 0;
unsigned devfn = PCI_DEVFN(0xf, 4);
device_t usb = NULL;
unsigned char usbirq = 0xa;
*/
printk_debug("OLPC BTEST ENTER %s\n", __func__);
#if 0
/* I can't think of any reason NOT to just set this. If it turns out we want this to be
* conditional we can make it a config variable later.
*/
printk_debug("%s (%x,%x)SET USB PCI interrupt line to %d\n",
__func__, bus, devfn, usbirq);
usb = dev_find_slot(bus, devfn);
if (! usb){
printk_err("Could not find USB\n");
} else {
pci_write_config8(usb, PCI_INTERRUPT_LINE, usbirq);
}
#endif
init_dcon();
init_cafe_irq();
printk_debug("OLPC BTEST EXIT %s\n", __func__);
}
static void enable_dev(struct device *dev)
{
dev->ops->init = init;
}
struct chip_operations mainboard_olpc_btest_ops = {
CHIP_NAME("OLPC btest Mainboard")
.enable_dev = enable_dev,
};
|
