summaryrefslogtreecommitdiff
path: root/src/mainboard/pcengines/apu1/Kconfig
blob: ecfeebbcb5bf29da7ba22808f37f9f5bffe35cdc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
#
# This file is part of the coreboot project.
#
# Copyright (C) 2011 Advanced Micro Devices, Inc.
# Copyright (C) 2014 Kyösti Mälkki <kyosti.malkki@gmail.com>
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; version 2 of the License.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#

if BOARD_PCENGINES_APU1

config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select AGESA_LEGACY_WRAPPER
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select SUPERIO_NUVOTON_NCT5104D
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select BOARD_ROMSIZE_KB_2048

config MAINBOARD_DIR
	string
	default pcengines/apu1

config MAINBOARD_PART_NUMBER
	string
	default "APU1"

config HW_MEM_HOLE_SIZEK
	hex
	default 0x200000

config MAX_CPUS
	int
	default 2

config HW_MEM_HOLE_SIZE_AUTO_INC
	bool
	default n

config IRQ_SLOT_COUNT
	int
	default 11

config ONBOARD_VGA_IS_PRIMARY
	bool
	default y

config VGA_BIOS
	bool
	default n

#config VGA_BIOS_FILE
#	string "VGA BIOS path and filename"
#	depends on VGA_BIOS
#	default "rom/video/OntarioGenericVbios.bin"

config VGA_BIOS_ID
	string
	default "1002,9802"

config SB800_AHCI_ROM
	bool
	default n

config DRIVERS_PS2_KEYBOARD
	bool
	default n

choice
	prompt "J19 pins 1-10"
	default APU1_PINMUX_OFF_C

config APU1_PINMUX_OFF_C
	bool "disable"

config APU1_PINMUX_GPIO0
	bool "GPIO"

config APU1_PINMUX_UART_C
	bool "UART 0x3e8"

endchoice

config UART_C_RS485
	bool "UART C drives RTS# in RS485 mode" if APU1_PINMUX_UART_C

choice
	prompt "J19 pins 11-20"
	default APU1_PINMUX_OFF_D

config APU1_PINMUX_OFF_D
	bool "disable"

config APU1_PINMUX_GPIO1
	bool "GPIO"

config APU1_PINMUX_UART_D
	bool "UART 0x2e8"

endchoice

config UART_D_RS485
	bool "UART D drives RTS# in RS485 mode" if APU1_PINMUX_UART_D

config DIMM_SPD_SIZE
	int
	default 128

endif # BOARD_PCENGINES_APU1