blob: 80aa6df9ea35bea96552f5e6275a925505c03f3e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#ifndef _MAINBOARD_M3885_H
#define _MAINBOARD_M3885_H
#define M3885_CMCMD 0x04
#define M3885_CMDAT1 0x05
#define M3885_CMDAT2 0x06
#define M3885_CMDAT3 0x07
#define M3885_GPIO_LEVEL (0 << 7)
#define M3885_GPIO_PULSE (1 << 7)
#define M3885_GPIO_READ (0 << 5)
#define M3885_GPIO_SET (1 << 5)
#define M3885_GPIO_CLEAR (2 << 5)
#define M3885_GPIO_TOGGLE (3 << 5)
#define M3885_GPIO_P14 (0x00 << 0)
#define M3885_GPIO_P15 (0x01 << 0)
#define M3885_GPIO_P16 (0x02 << 0)
#define M3885_GPIO_P17 (0x03 << 0)
#define M3885_GPIO_P54 (0x04 << 0)
#define M3885_GPIO_P55 (0x05 << 0)
#define M3885_GPIO_P56 (0x06 << 0)
#define M3885_GPIO_P57 (0x07 << 0)
#define M3885_GPIO_P20 (0x08 << 0)
#define M3885_GPIO_P21 (0x09 << 0)
#define M3885_GPIO_P22 (0x0a << 0)
#define M3885_GPIO_P23 (0x0b << 0)
#define M3885_GPIO_P24 (0x0c << 0)
#define M3885_GPIO_P25 (0x0d << 0)
#define M3885_GPIO_P26 (0x0e << 0)
#define M3885_GPIO_P27 (0x0f << 0)
#define M3885_GPIO_P40 (0x10 << 0)
#define M3885_GPIO_P41 (0x11 << 0)
#define M3885_GPIO_P42 (0x12 << 0)
#define M3885_GPIO_P43 (0x13 << 0)
#define M3885_GPIO_P44 (0x14 << 0)
#define M3885_GPIO_P45 (0x15 << 0)
#define M3885_GPIO_P46 (0x16 << 0)
#define M3885_GPIO_P47 (0x17 << 0)
#define M3885_GPIO_P60 (0x18 << 0)
#define M3885_GPIO_P61 (0x19 << 0)
#define M3885_GPIO_P62 (0x1a << 0)
#define M3885_GPIO_P63 (0x1b << 0)
#define M3885_GPIO_P64 (0x1c << 0)
#define M3885_GPIO_P65 (0x1d << 0)
#define M3885_GPIO_P66 (0x1e << 0)
#define M3885_GPIO_P67 (0x1f << 0)
void m3885_configure_multikey(void);
u8 m3885_gpio(u8 value);
#endif
|
