1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
|
# This file is part of the coreboot project.
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/sandybridge
device cpu_cluster 0x0 on
chip cpu/intel/model_206ax
register "c1_acpower" = "1"
register "c1_battery" = "1"
register "c2_acpower" = "3"
register "c2_battery" = "3"
register "c3_acpower" = "5"
register "c3_battery" = "5"
device lapic 0x0 on end
device lapic 0xacac off end
end
end
device domain 0x0 on
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
register "c2_latency" = "0x0065"
register "gen1_dec" = "0x000c0291"
register "gen2_dec" = "0x000c0a01"
register "pcie_port_coalesce" = "1"
register "sata_interface_speed_support" = "0x3"
register "sata_port_map" = "0x33"
register "spi.opprefixes" = "{ 0x50, 0x06 }"
register "spi.ops" = "{{0x01, WRITE_NO_ADDR},
{0x02, WRITE_WITH_ADDR},
{0x03, READ_WITH_ADDR},
{0x05, READ_NO_ADDR},
{0x20, WRITE_WITH_ADDR},
{0x9f, READ_NO_ADDR},
{0xad, WRITE_NO_ADDR},
{0x04, WRITE_NO_ADDR}}"
device pci 16.0 on # Management Engine Interface 1
subsystemid 0x174b 0x1007
end
device pci 16.1 off end # Management Engine Interface 2
device pci 16.2 off end # Management Engine IDE-R
device pci 16.3 off end # Management Engine KT
device pci 19.0 off end # Intel Gigabit Ethernet
device pci 1a.0 on # USB2 EHCI #2
subsystemid 0x174b 0x1007
end
device pci 1b.0 on # HD Audio Controller
subsystemid 0x8086 0x1c20
end
device pci 1c.0 on # PCIe Port #1
subsystemid 0x174b 0x1007
end
device pci 1c.1 off end # PCIe Port #2
device pci 1c.2 off end # PCIe Port #3
device pci 1c.3 off end # PCIe Port #4
device pci 1c.4 on # PCIe Port #5
subsystemid 0x174b 0x1007
end
device pci 1c.5 on # PCIe Port #6
subsystemid 0x174b 0x1007
end
device pci 1c.6 off end # PCIe Port #7
device pci 1c.7 off end # PCIe Port #8
device pci 1d.0 on # USB2 EHCI #1
subsystemid 0x174b 0x1007
end
device pci 1e.0 off end # PCI bridge
device pci 1f.0 on # LPC bridge
subsystemid 0x174b 0x1007
chip superio/fintek/f71808a
register "multi_function_register_0" = "0x00"
register "multi_function_register_1" = "0xc4"
register "multi_function_register_2" = "0x21"
register "multi_function_register_3" = "0x2f"
register "multi_function_register_4" = "0x5c"
register "hwm_peci_tsi_ctrl" = "0x02" # PECI enabled, 1.23 V
register "hwm_tcc_temp" = "0x66" # TCC temperature = 102 °C
register "hwm_fan1_seg1_speed" = "0xff" # Fan 1 segment 1 = 100%
register "hwm_fan1_seg2_speed" = "0xdb" # Fan 1 segment 2 = 86%
register "hwm_fan1_seg3_speed" = "0xbc" # Fan 1 segment 3 = 74%
register "hwm_fan1_seg4_speed" = "0x9e" # Fan 1 segment 4 = 62%
register "hwm_fan1_seg5_speed" = "0x7f" # Fan 1 segment 5 = 50%
register "hwm_fan1_temp_src" = "0x18" # Fan 1 source = PECI
register "hwm_fan2_seg1_speed" = "0xff" # Fan 2 segment 1 = 100%
register "hwm_fan2_seg2_speed" = "0xdb" # Fan 2 segment 2 = 86%
register "hwm_fan2_seg3_speed" = "0xbc" # Fan 2 segment 3 = 74%
register "hwm_fan2_seg4_speed" = "0x9e" # Fan 2 segment 4 = 62%
register "hwm_fan2_seg5_speed" = "0x7f" # Fan 2 segment 5 = 50%
register "hwm_fan2_temp_src" = "0x1e" # Fan 2 source = temperature 2
device pnp 4e.1 off end # Serial Port 1
device pnp 4e.4 on # Hardware monitor
io 0x60 = 0x295
irq 0x70 = 0
end
device pnp 4e.5 off end # Keyboard
device pnp 4e.6 on # GPIO
irq 0xc5 = 0x1f
end
device pnp 4e.7 on # WDT
io 0x60 = 0xa00
end
device pnp 4e.8 off end # CIR
device pnp 4e.a on # PME, ACPI, EUP
irq 0xe0 = 0x90
irq 0xf8 = 0x00
irq 0xf9 = 0x09
irq 0xfa = 0x00
end
end
end
device pci 1f.2 on # SATA Controller 1
subsystemid 0x174b 0x1007
end
device pci 1f.3 on # SMBus
subsystemid 0x174b 0x1007
end
device pci 1f.5 off end # SATA Controller 2
device pci 1f.6 off end # Thermal
end
device pci 00.0 on # Host bridge
subsystemid 0x174b 0x1007
end
device pci 01.0 on # PCIe Bridge for discrete graphics
subsystemid 0x174b 0x1007
end
device pci 02.0 on # Internal graphics VGA controller
subsystemid 0x8086 0x2010
end
end
end
|
