blob: 27d9ec759482b76b1ddf653d0bb679a5ce7894d1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
/* This file is part of the coreboot project. */
/*
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <console/console.h>
#include <device/device.h>
#include <option.h>
#include <stdint.h>
#include <types.h>
/*
* Hiding the AST2400 might be desirable to reduce attack surface.
*
* The PCIe root port that the AST2400 is on is disabled, but the
* AST2400 itself likely remains in an enabled state.
*
* The AST2400 is also attached to the LPC. That interface does not get
* disabled.
*/
static void hide_ast2400(void)
{
struct device *dev = pcidev_on_root(0x1c, 0);
if (!dev)
return;
/*
* Marking this device as disabled means that the southbridge code
* will properly disable the root port when it configures it later.
*/
dev->enabled = 0;
printk(BIOS_INFO, "The AST2400 is now set to be hidden.\n");
}
static void mainboard_enable(struct device *dev)
{
u8 hide = 0;
if (get_option(&hide, "hide_ast2400") == CB_SUCCESS && hide)
hide_ast2400();
}
struct chip_operations mainboard_ops = {
CHIP_NAME("X10SLM+-F")
.enable_dev = mainboard_enable,
};
|
