summaryrefslogtreecommitdiff
path: root/src/mainboard/supermicro/x6dai_g/reset.c
blob: e168e37a2f9b33f234f9c961c02262d2af59fe83 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
#include <arch/io.h>
#include <device/pci_def.h>
#include <device/pci_ids.h>
#if !defined (__ROMCC__) && !defined (__PRE_RAM__)
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ops.h>
#define PCI_ID(VENDOR_ID, DEVICE_ID) \
	((((DEVICE_ID) & 0xFFFF) << 16) | ((VENDOR_ID) & 0xFFFF))
#define PCI_DEV_INVALID 0

static inline device_t pci_locate_device(unsigned pci_id, device_t from)
{
	return dev_find_device(pci_id >> 16, pci_id & 0xffff, from);
}
#endif

void soft_reset(void)
{
        outb(0x04, 0xcf9);
}
void hard_reset(void)
{
        outb(0x02, 0xcf9);
        outb(0x06, 0xcf9);
}
void full_reset(void)
{
	device_t dev;
	/* Enable power on after power fail... */
	dev = pci_locate_device(PCI_ID(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_6300ESB_LPC), 0);
	if (dev != PCI_DEV_INVALID) {
		unsigned byte;
		byte = pci_read_config8(dev, 0xa4);
		byte &= 0xfe;
		pci_write_config8(dev, 0xa4, byte);
		
	}
        outb(0x0e, 0xcf9);
}