blob: be54fa7118c70a6fd46b292bd26de576696dbe81 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
if BOARD_TYAN_S2912_FAM10
config BOARD_SPECIFIC_OPTIONS # dummy
def_bool y
select ARCH_X86
select CPU_AMD_SOCKET_F_1207
select NORTHBRIDGE_AMD_AMDFAM10
select SOUTHBRIDGE_NVIDIA_MCP55
select SUPERIO_WINBOND_W83627HF
select HAVE_BUS_CONFIG
select HAVE_OPTION_TABLE
select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE
select CACHE_AS_RAM
select HAVE_HARD_RESET
select LIFT_BSP_APIC_ID
select BOARD_ROMSIZE_KB_1024
select ENABLE_APIC_EXT_ID
select AMDMCT
select TINY_BOOTBLOCK
config MAINBOARD_DIR
string
default tyan/s2912_fam10
config DCACHE_RAM_BASE
hex
default 0xc4000
config DCACHE_RAM_SIZE
hex
default 0x0c000
config DCACHE_RAM_GLOBAL_VAR_SIZE
hex
default 0x04000
config APIC_ID_OFFSET
hex
default 0
config MEM_TRAIN_SEQ
int
default 2
config SB_HT_CHAIN_ON_BUS0
int
default 2
config MAINBOARD_PART_NUMBER
string
default "S2912 (Fam10)"
config PCI_64BIT_PREF_MEM
bool
default n
config HW_MEM_HOLE_SIZEK
hex
default 0x100000
config MAX_CPUS
int
default 12
config MAX_PHYSICAL_CPUS
int
default 2
config HW_MEM_HOLE_SIZE_AUTO_INC
bool
default n
config HT_CHAIN_UNITID_BASE
hex
default 0x1
config HT_CHAIN_END_UNITID_BASE
hex
default 0x20
config SERIAL_CPU_INIT
bool
default n
config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
hex
default 0x2912
config IRQ_SLOT_COUNT
int
default 11
config AMD_UCODE_PATCH_FILE
string
default "mc_patch_01000095.h"
config RAMBASE
hex
default 0x200000
config RAMTOP
hex
default 0x1000000
config HEAP_SIZE
hex
default 0xc0000
endif # BOARD_TYAN_S2912_FAM10
|
