summaryrefslogtreecommitdiff
path: root/src/mainboard/via/epia-m700/Config.lb
blob: d7d7cbedc812bfae85de147c6e5b2bb43e4b3920 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
##
## This file is part of the coreboot project.
##
## Copyright (C) 2009 One Laptop per Child, Association, Inc.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 2 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
##

## CONFIG_XIP_ROM_SIZE must be a power of 2.
default CONFIG_XIP_ROM_SIZE = 64 * 1024
include /config/nofailovercalculation.lb

arch i386 end
driver mainboard.o
driver wakeup.o
if CONFIG_GENERATE_PIRQ_TABLE object irq_tables.o end
if CONFIG_GENERATE_MP_TABLE object mptable.o end
if CONFIG_GENERATE_ACPI_TABLES
  object fadt.o
  object dsdt.o
  # object ssdt.o
  object acpi_tables.o
end
# These lines maybe noused.
makerule ./failover.E
  depends "$(CONFIG_MAINBOARD)/../../../arch/i386/lib/failover.c ./romcc"
  action "./romcc -E -O --label-prefix=failover -I$(TOP)/src -I. $(CPPFLAGS) $(CONFIG_MAINBOARD)/../../../arch/i386/lib/failover.c -o $@"
end
makerule ./failover.inc
  depends "$(CONFIG_MAINBOARD)/../../../arch/i386/lib/failover.c ./romcc"
  action "./romcc    -O --label-prefix=failover -I$(TOP)/src -I. $(CPPFLAGS) $(CONFIG_MAINBOARD)/../../../arch/i386/lib/failover.c -o $@"
end
if CONFIG_USE_DCACHE_RAM
  if CONFIG_USE_INIT
    makerule ./cache_as_ram_auto.o
      depends "$(CONFIG_MAINBOARD)/cache_as_ram_auto.c option_table.h"
      action "$(CC) $(DISTRO_CFLAGS) -I$(TOP)/src -I. $(CPPFLAGS) $(CONFIG_MAINBOARD)/cache_as_ram_auto.c -Os -nostdinc -nostdlib -fno-builtin -Wall -c -o $@"
    end
  else
    makerule ./cache_as_ram_auto.inc
      depends "$(CONFIG_MAINBOARD)/cache_as_ram_auto.c option_table.h"
      action "$(CC) $(DISTRO_CFLAGS) -I$(TOP)/src -I. $(CPPFLAGS) $(CONFIG_MAINBOARD)/cache_as_ram_auto.c -Os -nostdinc -nostdlib -fno-builtin -Wall -c -S -o $@"
      action "perl -e 's/.rodata/.rom.data/g' -pi $@"
      action "perl -e 's/.text/.section .rom.text/g' -pi $@"
    end
  end
end
mainboardinit cpu/x86/16bit/entry16.inc
ldscript /cpu/x86/16bit/entry16.lds

mainboardinit northbridge/via/vx800/romstrap.inc
ldscript /northbridge/via/vx800/romstrap.lds

mainboardinit cpu/x86/32bit/entry32.inc
ldscript /cpu/x86/32bit/entry32.lds
if CONFIG_USE_FALLBACK_IMAGE
  mainboardinit cpu/x86/16bit/reset16.inc
  ldscript /cpu/x86/16bit/reset16.lds
else
  mainboardinit cpu/x86/32bit/reset32.inc
  ldscript /cpu/x86/32bit/reset32.lds
end

# mainboardinit arch/i386/lib/cpu_reset.inc
# Here cpu_reset.inc have label _cpu_reset, which is needed in failover.c,
# but cpu_reset.inc also has code to jump to __main() which is not included
# in cache_as_ram_auto_auto.c.

mainboardinit arch/i386/lib/id.inc
ldscript /arch/i386/lib/id.lds

if CONFIG_USE_DCACHE_RAM
  mainboardinit cpu/via/car/cache_as_ram.inc
end

if CONFIG_USE_FALLBACK_IMAGE
  ldscript /arch/i386/lib/failover.lds
  # failover.inc need definition in cpu_reset.inc, but we do not include
  # cpu_reset.inc,so ...
  # mainboardinit ./failover.inc
end
# mainboardinit cpu/x86/fpu_enable.inc

if CONFIG_USE_DCACHE_RAM
  if CONFIG_USE_INIT
    initobject cache_as_ram_auto.o
  else
    mainboardinit ./cache_as_ram_auto.inc
  end
end

# mainboardinit cpu/x86/mmx_disable.inc
dir /pc80

config chip.h

chip northbridge/via/vx800	# Northbridge
  device pci_domain 0 on
    device pci 0.0 on end	# Host Bridge
    device pci 0.1 on end	# Error Reporting
    device pci 0.2 on end	# Host Bus Control
    device pci 0.3 on end	# PCI to PCI Bridge
    device pci 0.4 on end	# Power Management
    device pci 0.5 on end	# APIC and Central Traffic Control
    device pci 0.6 on end	# Scratch Registers
    device pci 0.7 on end	# North-South Module Interface Control
    device pci 1.0 on end	# PCI Bridge
    device pci f.0 on end	# IDE/SATA
    # device pci f.1 on end	# IDE
    device pci 10.0 on end	# USB 1.1
    device pci 10.1 on end	# USB 1.1
    device pci 10.2 on end	# USB 1.1
    device pci 10.4 on end	# USB 2.0
    device pci 11.0 on		# Bus Control and Power Management (SB, LPC)
      chip superio/winbond/w83697hf
	# TODO: Check all devices, this may need some more work.
        device pnp 2e.0 off                   # Floppy (N/A?)
          io 0x60 = 0x3f0
          irq 0x70 = 6
          drq 0x74 = 2
        end
        device pnp 2e.1 off                   # Parallel Port (N/A?)
          io 0x60 = 0x378
          irq 0x70 = 7
          drq 0x74 = 4
        end
        device pnp 2e.2 on                    # COM1
          io 0x60 = 0x3f8
          irq 0x70 = 4
        end
        device pnp 2e.3 on                    # COM2
          io 0x60 = 0x2f8
          irq 0x70 = 3
        end
        device pnp 2e.6 off end               # Consumer IR
        device pnp 2e.7 off end               # Game port, GPIO 1
        device pnp 2e.8 off end               # MIDI port, GPIO 5
        device pnp 2e.9 off end               # GPIO 2-4
        device pnp 2e.a off end               # ACPI
        device pnp 2e.b on                    # HWM
          io 0x60 = 0x290
        end
      end
    end
    device pci 11.7 on end	# North-South Module Interface Control
    device pci 14.0 on end	# HD Audio (Azalia)
  end
  device apic_cluster 0 on	# APIC cluster
    chip cpu/via/model_c7	# VIA C7
      device apic 0 on end	# APIC
    end
  end
end