summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/e7520/e7520.h
blob: 61401e47aeb0d5e241ab1a5a404402be0cf102bc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
#define IURBASE	0X14
#define MCHCFG0	0X50
#define MCHSCRB	0X52
#define FDHC	0X58
#define PAM	0X59
#define DRB	0X60
#define DRA	0X70
#define DRT	0X78
#define DRC	0X7C
#define DRM	0X80
#define DRORC	0X82
#define ECCDIAG	0X84
#define SDRC	0X88
#define CKDIS	0X8C
#define CKEDIS	0X8D
#define DDRCSR	0X9A
#define DEVPRES	0X9C
#define  DEVPRES_D0F0 (1 << 0)
#define  DEVPRES_D1F0 (1 << 1)
#define  DEVPRES_D2F0 (1 << 2)
#define  DEVPRES_D3F0 (1 << 3)
#define  DEVPRES_D4F0 (1 << 4)
#define  DEVPRES_D5F0 (1 << 5)
#define  DEVPRES_D6F0 (1 << 6)
#define  DEVPRES_D7F0 (1 << 7)
#define ESMRC	0X9D
#define SMRC	0X9E
#define EXSMRC	0X9F
#define DDR2ODTC 0XB0
#define TOLM	0XC4
#define REMAPBASE 0XC6
#define REMAPLIMIT 0XC8
#define REMAPOFFSET 0XCA
#define TOM	0XCC
#define EXPECBASE 0XCE
#define DEVPRES1 0XF4
#define  DEVPRES1_D0F1 (1 << 5)
#define  DEVPRES1_D8F0 (1 << 1)
#define MSCFG	0XF6