summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/gm45/Kconfig
blob: c3d24820a5c932c454084953241e863e3ce6e1b5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
##
## This file is part of the coreboot project.
##
## Copyright (C) 2007-2009 coresystems GmbH
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##

config NORTHBRIDGE_INTEL_GM45
	bool

if NORTHBRIDGE_INTEL_GM45

config NORTHBRIDGE_SPECIFIC_OPTIONS # dummy
	def_bool y
	select HAVE_DEBUG_RAM_SETUP
	select LAPIC_MONOTONIC_TIMER
	select VGA
	select INTEL_EDID
	select INTEL_GMA_ACPI
	select INTEL_GMA_SSC_ALTERNATE_REF
	select POSTCAR_STAGE
	select POSTCAR_CONSOLE
	select PARALLEL_MP
	select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM

config CBFS_SIZE
	hex
	default 0x100000

config BOOTBLOCK_NORTHBRIDGE_INIT
	string
	default "northbridge/intel/gm45/bootblock.c"

config VGA_BIOS_ID
	string
	default "8086,2a42"

config MMCONF_BASE_ADDRESS
	hex
	default 0xf0000000

config SMM_RESERVED_SIZE
	hex
	default 0x100000

endif