summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell/acpi/haswell.asl
blob: 57344abc1d4b83958ec2d58b7ee3558462a53591 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
/* SPDX-License-Identifier: GPL-2.0-only */

#include "../haswell.h"
#include "hostbridge.asl"
#include "peg.asl"
#include <southbridge/intel/common/rcba.h>

/* PCI Device Resource Consumption */
Device (PDRC)
{
	Name (_HID, EISAID ("PNP0C02"))
	Name (_UID, 1)

	Name (PDRS, ResourceTemplate () {
		Memory32Fixed (ReadWrite, DEFAULT_RCBA, 0x00004000)
		Memory32Fixed (ReadWrite, DEFAULT_MCHBAR,   0x00008000)
		Memory32Fixed (ReadWrite, DEFAULT_DMIBAR,   0x00001000)
		Memory32Fixed (ReadWrite, DEFAULT_EPBAR,    0x00001000)
		Memory32Fixed (ReadWrite, CONFIG_MMCONF_BASE_ADDRESS, 0x04000000)
		Memory32Fixed (ReadWrite, 0xfed20000, 0x00020000) // Misc ICH
		Memory32Fixed (ReadWrite, 0xfed40000, 0x00005000) // Misc ICH
		Memory32Fixed (ReadWrite, 0xfed45000, 0x0004b000) // Misc ICH

#if CONFIG(CHROMEOS_RAMOOPS)
		Memory32Fixed (ReadWrite, CONFIG_CHROMEOS_RAMOOPS_RAM_START,
					  CONFIG_CHROMEOS_RAMOOPS_RAM_SIZE)
#endif
	})

	// Current Resource Settings
	Method (_CRS, 0, Serialized)
	{
		Return (PDRS)
	}
}