blob: 645f0182b1718880e1a8654235d698e29168a265 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
|
#
# This file is part of the coreboot project.
#
#
# SPDX-License-Identifier: GPL-2.0-only
ifeq ($(CONFIG_NORTHBRIDGE_INTEL_PINEVIEW),y)
bootblock-y += ../../../cpu/x86/early_reset.S
bootblock-y += bootblock.c
ramstage-y += memmap.c
ramstage-y += northbridge.c
ramstage-y += gma.c
ramstage-y += acpi.c
romstage-y += romstage.c
romstage-y += memmap.c
romstage-y += raminit.c
romstage-y += early_init.c
postcar-y += memmap.c
endif
|
