blob: 455de369a4f22f4e04ba1de734848a022db7dffc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef CEZANNE_CHIP_H
#define CEZANNE_CHIP_H
#include <amdblocks/chip.h>
#include <soc/i2c.h>
#include <drivers/i2c/designware/dw_i2c.h>
#include <types.h>
struct soc_amd_cezanne_config {
struct soc_amd_common_config common_config;
u8 i2c_scl_reset;
struct dw_i2c_bus_config i2c[I2C_CTRLR_COUNT];
/* Enable S0iX support */
bool s0ix_enable;
};
#endif /* CEZANNE_CHIP_H */
|
