blob: bdc46cb84e18787971605369ee9963a0a3846216 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef AMD_CEZANNE_PSP_VERSTAGE_ADDR_H
#define AMD_CEZANNE_PSP_VERSTAGE_ADDR_H
/*
* Start of available space is 0x36000 and this is where the
* header for the user app (verstage) must be mapped.
* Size is 0x14000 bytes
*/
#define PSP_SRAM_START 0x36000
#define PSP_SRAM_SIZE (80K)
#define VERSTAGE_START PSP_SRAM_START
/*
* The top of the stack must be 4k aligned, so set the bottom as 4k aligned
* and make the size a multiple of 4k
*/
#define PSP_VERSTAGE_STACK_START 0x49000
#define PSP_VERSTAGE_STACK_SIZE (4K)
#endif /* AMD_CEZANNE_PSP_VERSTAGE_ADDR_H */
|
