summaryrefslogtreecommitdiff
path: root/src/soc/amd/picasso/smu.c
blob: 4a373ce273a5d7b30d1d790b9eb336527c2a5d63 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
/* SPDX-License-Identifier: GPL-2.0-only */

#include <timer.h>
#include <console/console.h>
#include <device/pci_ops.h>
#include <soc/pci_devs.h>
#include <soc/smu.h>
#include <types.h>

static uint32_t smu_read32(uint32_t reg)
{
	pci_write_config32(SOC_GNB_DEV, SMU_INDEX_ADDR, reg);
	return pci_read_config32(SOC_GNB_DEV, SMU_DATA_ADDR);
}

static void smu_write32(uint32_t reg, uint32_t val)
{
	pci_write_config32(SOC_GNB_DEV, SMU_INDEX_ADDR, reg);
	pci_write_config32(SOC_GNB_DEV, SMU_DATA_ADDR, val);
}

#define SMU_MESG_RESP_TIMEOUT	0x00
#define SMU_MESG_RESP_OK	0x01

/* returns SMU_MESG_RESP_OK, SMU_MESG_RESP_TIMEOUT or a negative number */
static int32_t smu_poll_response(bool print_command_duration)
{
	struct stopwatch sw;
	const long timeout_ms = 10 * MSECS_PER_SEC;
	int32_t result;

	stopwatch_init_msecs_expire(&sw, timeout_ms);

	do {
		result = smu_read32(REG_ADDR_MESG_RESP);
		if (result) {
			if (print_command_duration)
				printk(BIOS_SPEW, "SMU command consumed %ld usecs\n",
					stopwatch_duration_usecs(&sw));
			return result;
		}
	} while (!stopwatch_expired(&sw));

	printk(BIOS_ERR, "Error: timeout sending SMU message\n");
	return SMU_MESG_RESP_TIMEOUT;
}

/*
 * Send a message and bi-directional payload to the SMU. SMU response, if any, is returned via
 * arg.
 */
enum cb_err send_smu_message(enum smu_message_id id, struct smu_payload *arg)
{
	size_t i;

	/* wait until SMU can process a new request; don't care if an old request failed */
	if (smu_poll_response(false) == SMU_MESG_RESP_TIMEOUT)
		return CB_ERR;

	/* clear response register */
	smu_write32(REG_ADDR_MESG_RESP, 0);

	/* populate arguments */
	for (i = 0 ; i < SMU_NUM_ARGS ; i++)
		smu_write32(REG_ADDR_MESG_ARG(i), arg->msg[i]);

	/* send message to SMU */
	smu_write32(REG_ADDR_MESG_ID, id);

	/* wait until SMU has processed the message and check if it was successful */
	if (smu_poll_response(true) != SMU_MESG_RESP_OK)
		return CB_ERR;

	/* copy returned values */
	for (i = 0 ; i < SMU_NUM_ARGS ; i++)
		arg->msg[i] = smu_read32(REG_ADDR_MESG_ARG(i));

	return CB_SUCCESS;
}

/*
 * Request the SMU to put system into S3, S4, or S5. On entry, SlpTyp determines S-State and
 * SlpTypeEn is clear. Function does not return if successful.
 */
void smu_sx_entry(void)
{
	struct smu_payload msg = { 0 }; /* Unused for SMC_MSG_S3ENTRY */

	printk(BIOS_DEBUG, "SMU: Put system into S3/S4/S5\n");
	send_smu_message(SMC_MSG_S3ENTRY, &msg);
}