summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/gspi.c
blob: dd07b07f1a3f2a09707366e0ec3df3f10a017888 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
/* SPDX-License-Identifier: GPL-2.0-or-later */

/*
 * This file is created based on Intel Alder Lake Processor PCH Datasheet
 * Document number: 621483
 * Chapter number: 11
 */

#include <intelblocks/gspi.h>
#include <soc/pci_devs.h>

int gspi_soc_bus_to_devfn(unsigned int gspi_bus)
{
	switch (gspi_bus) {
	case 0:
		return PCH_DEVFN_GSPI0;
	case 1:
		return PCH_DEVFN_GSPI1;
	case 2:
		return PCH_DEVFN_GSPI2;
	case 3:
		return PCH_DEVFN_GSPI3;
	}
	return -1;
}