summaryrefslogtreecommitdiff
path: root/src/soc/intel/apollolake/acpi/lpss.asl
blob: ab97374ddbf823073db3c127b48934a8f3924f0b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2016 Intel Corp.
 * (Written by Lance Zhao <lijian.zhao@intel.com> for Intel Corp.)
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

scope (\_SB.PCI0) {

	/* LPIO1 PWM */
	Device(PWM) {
		Name (_ADR, 0x001A0000)
		Name (_DDN, "Intel(R) PWM Controller")
	}

	/* LPIO1 HS-UART #1 */
	Device(URT1) {
		Name (_ADR, 0x00180000)
		Name (_DDN, "Intel(R) HS-UART Controller #1")
	}

	/* LPIO1 HS-UART #2 */
	Device(URT2) {
		Name (_ADR, 0x00180001)
		Name (_DDN, "Intel(R) HS-UART Controller #2")
	}

	/* LPIO1 HS-UART #3 */
	Device(URT3) {
		Name (_ADR, 0x00180002)
		Name (_DDN, "Intel(R) HS-UART Controller #3")
	}

	/* LPIO1 HS-UART #4 */
	Device(URT4) {
		Name (_ADR, 0x00180003)
		Name (_DDN, "Intel(R) HS-UART Controller #4")
	}

	/* LPIO1 SPI */
	Device(SPI1) {
		Name (_ADR, 0x00190000)
		Name (_DDN, "Intel(R) SPI Controller #1")
	}

	/* LPIO1 SPI #2 */
	Device(SPI2) {
		Name (_ADR, 0x00190001)
		Name (_DDN, "Intel(R) SPI Controller #2")
	}

	/* LPIO1 SPI #3 */
	Device(SPI3) {
		Name (_ADR, 0x00190002)
		Name (_DDN, "Intel(R) SPI Controller #3")
	}


	/* LPIO2 I2C #0 */
	Device(I2C0) {
		Name (_ADR, 0x00160000)
		Name (_DDN, "Intel(R) I2C Controller #0")
	}

	/* LPIO2 I2C #1 */
	Device(I2C1) {
		Name (_ADR, 0x00160001)
		Name (_DDN, "Intel(R) I2C Controller #1")
	}

	/* LPIO2 I2C #2 */
	Device(I2C2) {
		Name (_ADR, 0x00160002)
		Name (_DDN, "Intel(R) I2C Controller #2")
	}

	/* LPIO2 I2C #3 */
	Device(I2C3) {
		Name (_ADR, 0x00160003)
		Name (_DDN, "Intel(R) I2C Controller #3")
	}

	/* LPIO2 I2C #4 */
	Device(I2C4) {
		Name (_ADR, 0x00170000)
		Name (_DDN, "Intel(R) I2C Controller #4")
	}

	/* LPIO2 I2C #5 */
	Device(I2C5) {
		Name (_ADR, 0x00170001)
		Name (_DDN, "Intel(R) I2C Controller #5")
	}

	/* LPIO2 I2C #6 */
	Device(I2C6) {
		Name (_ADR, 0x00170002)
		Name (_DDN, "Intel(R) I2C Controller #6")
	}

	/* LPIO2 I2C #7 */
	Device(I2C7) {
		Name (_ADR, 0x00170003)
		Name (_DDN, "Intel(R) I2C Controller #7")
	}
}