summaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail/acpi/device_nvs.asl
blob: fce7b5305430017ca2720a9344fcb94c98256c85 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2013 Google Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; version 2 of
 * the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
 * MA 02110-1301 USA
 */

/* Device Enabled in ACPI Mode */

S0EN,	8,	// SDMA Enable
S1EN,	8,	// I2C1 Enable
S2EN,	8,	// I2C2 Enable
S3EN,	8,	// I2C3 Enable
S4EN,	8,	// I2C4 Enable
S5EN,	8,	// I2C5 Enable
S6EN,	8,	// I2C6 Enable
S7EN,	8,	// I2C7 Enable
S8EN,	8,	// SDMA2 Enable
S9EN,	8,	// SPI Enable
SAEN,	8,	// PWM1 Enable
SBEN,	8,	// PWM2 Enable
SCEN,	8,	// UART2 Enable
SDEN,	8,	// UART2 Enable
C0EN,	8,	// MMC Enable
C1EN,	8,	// SDIO Enable
C2EN,	8,	// SD Card Enable
LPEN,	8,	// LPE Enable

/* BAR 0 */

S0B0,	32,	// SDMA BAR0
S1B0,	32,	// I2C1 BAR0
S2B0,	32,	// I2C2 BAR0
S3B0,	32,	// I2C3 BAR0
S4B0,	32,	// I2C4 BAR0
S5B0,	32,	// I2C5 BAR0
S6B0,	32,	// I2C6 BAR0
S7B0,	32,	// I2C7 BAR0
S8B0,	32,	// SDMA2 BAR0
S9B0,	32,	// SPI BAR0
SAB0,	32,	// PWM1 BAR0
SBB0,	32,	// PWM2 BAR0
SCB0,	32,	// UART1 BAR0
SDB0,	32,	// UART2 BAR0
C0B0,	32,	// MMC BAR0
C1B0,	32,	// SDIO BAR0
C2B0,	32,	// SD Card BAR0
LPB0,	32,	// LPE BAR0

/* BAR 1 */

S0B1,	32,	// SDMA BAR1
S1B1,	32,	// I2C1 BAR1
S2B1,	32,	// I2C2 BAR1
S3B1,	32,	// I2C3 BAR1
S4B1,	32,	// I2C4 BAR1
S5B1,	32,	// I2C5 BAR1
S6B1,	32,	// I2C6 BAR1
S7B1,	32,	// I2C7 BAR1
S8B1,	32,	// SDMA2 BAR1
S9B1,	32,	// SPI BAR1
SAB1,	32,	// PWM1 BAR1
SBB1,	32,	// PWM2 BAR1
SCB1,	32,	// UART1 BAR1
SDB1,	32,	// UART2 BAR1
C0B1,	32,	// MMC BAR1
C1B1,	32,	// SDIO BAR1
C2B1,	32,	// SD Card BAR1
LPB1,	32,	// LPE BAR1

/* Extra */

LPFW,	32,	// LPE BAR2 Firmware