summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/cpu/Makefile.inc
blob: 803696a1f04051fffe630eca4a11cf6fa210b1cf (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
subdirs-y += ../../../../cpu/x86/lapic
subdirs-y += ../../../../cpu/x86/mtrr
subdirs-y += ../../../../cpu/x86/smm
subdirs-y += ../../../../cpu/x86/tsc
subdirs-y += ../../../../cpu/intel/microcode
subdirs-y += ../../../../cpu/intel/turbo
subdirs-y += ../../../../cpu/intel/common

bootblock-y += bootblock.c
bootblock-y += ../../../../cpu/intel/car/bootblock.c
bootblock-y += ../../../../cpu/intel/car/non-evict/cache_as_ram.S
bootblock-y += ../../../../cpu/x86/early_reset.S

romstage-y += romstage.c
romstage-y += ../../../../cpu/intel/car/romstage.c

postcar-y += ../../../../cpu/intel/car/non-evict/exit_car.S

ramstage-y += acpi.c
ramstage-y += cpu.c
ramstage-y += smmrelocate.c

bootblock-y += tsc_freq.c
ramstage-y += tsc_freq.c
romstage-y += tsc_freq.c
smm-y      += tsc_freq.c
postcar-y  += tsc_freq.c
verstage-y += tsc_freq.c

cpu_microcode_bins += 3rdparty/blobs/soc/intel/broadwell/microcode.bin