summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/Kconfig
blob: 3d0c0eff78bb1c1a51a257aae5448fe7eb926c56 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
config SOC_INTEL_COMMON
	bool
	help
	  common code for Intel SOCs

if SOC_INTEL_COMMON

if HAVE_MRC

config CACHE_MRC_SETTINGS
	bool "Save cached MRC settings"
	default n
	help
	  If CONFIG_USE_FMAP is enabled, it is assumed that a flashmap
	  containing an RW_MRC_CACHE entry that specifies the location and size
	  of the cache will be added to the image and present at runtime.

if CACHE_MRC_SETTINGS

config MRC_SETTINGS_CACHE_BASE
	hex
	depends on !USE_FMAP
	default 0xffb00000

config MRC_SETTINGS_CACHE_SIZE
	hex
	depends on !USE_FMAP
	default 0x10000

config MRC_SETTINGS_PROTECT
	bool "Enable protection on MRC settings"
	depends on !USE_FMAP
	default n

endif # CACHE_MRC_SETTINGS

endif # HAVE_MRC

config CHIPSET_RESERVED_MEM_BYTES
	hex "Size in bytes of chipset reserved memory area"
	default 0
	help
	  If insufficient documentation is available to determine the size of
	  the chipset reserved memory area by walking the chipset registers,
	  the CHIPSET_RESERVED_MEM_BYTES may be used as a workaround to account
	  for the missing pieces of memory.  The value specified in bytes is:

	  value = TSEG base - top of low usable memory - (any sizes determined
	  by reading chipset registers)

config DISPLAY_MTRRS
	bool "MTRRs: Display the MTRR settings"
	default n

config DISPLAY_SMM_MEMORY_MAP
	bool "SMM: Display the SMM memory map"
	default n

config FSP_CACHE_SIZE
	hex "FSP Cache Size in bytes"
	default 0
	help
	  Size of the region in SMM used to cache the FSP binary. This region
	  size value is used to split the SMM_RESERVED_SIZE config value
	  into a region specifically for FSP.  The remaining region is for
	  ramstage.

config SOC_INTEL_COMMON_FSP_RAM_INIT
	bool "FSP: Use the common raminit.c module"
	default n
	depends on PLATFORM_USES_FSP1_1

config SOC_INTEL_COMMON_FSP_ROMSTAGE
	bool
	default n
	depends on PLATFORM_USES_FSP1_1

config SOC_INTEL_COMMON_RESET
	bool
	default n
	depends on PLATFORM_USES_FSP1_1

config SOC_INTEL_COMMON_STACK
	bool
	default n
	depends on PLATFORM_USES_FSP1_1

config SOC_INTEL_COMMON_STAGE_CACHE
	bool
	default n
	depends on PLATFORM_USES_FSP1_1

config ROMSTAGE_RAM_STACK_SIZE
	hex "Size of the romstage RAM stack in bytes"
	default 0x5000
	depends on SOC_INTEL_COMMON_STACK

endif # SOC_INTEL_COMMON