microcode_size.h « microcode « fsp_baytrail « intel « soc « src - coreboot - Some coreboot project code with my work

summary refs log tree commit diff

path: root/src/soc/intel/fsp_baytrail/microcode/microcode_size.h

blob: df6082deb0ce2f1f01a6df94442136b5d3d48c82 (plain)

1 2	`/* Maximum size of the area that the FSP will search for the correct microcode */ #define MICROCODE_REGION_LENGTH 0x19800`