summaryrefslogtreecommitdiff
path: root/src/soc/intel/quark/fsp2_0.c
blob: d96d410f9a9dac961232b5ad2c9a039a768c7ea3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2016 Intel Corp.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <fsp/util.h>
#include <soc/ramstage.h>

void platform_fsp_silicon_init_params_cb(FSPS_UPD *silupd)
{
}

asmlinkage void chipset_teardown_car(void)
{
}