summaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake/acpi/serialio.asl
blob: d1e0e2b15efa1c3456b133ee0e07182df3cc6a46 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2015 Google Inc.
 * Copyright (C) 2015 Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/* Intel Serial IO Devices */

Device (I2C0)
{
	Name (_ADR, 0x00150000)
	Name (_DDN, "Serial IO I2C Controller 0")
}

Device (I2C1)
{
	Name (_ADR, 0x00150001)
	Name (_DDN, "Serial IO I2C Controller 1")
}

Device (I2C2)
{
	Name (_ADR, 0x00150002)
	Name (_DDN, "Serial IO I2C Controller 2")
}

Device (I2C3)
{
	Name (_ADR, 0x00150003)
	Name (_DDN, "Serial IO I2C Controller 3")
}

Device (I2C4)
{
	Name (_ADR, 0x00190002)
	Name (_DDN, "Serial IO I2C Controller 4")
}

Device (I2C5)
{
	Name (_ADR, 0x00190001)
	Name (_DDN, "Serial IO I2C Controller 5")
}

Device (SPI0)
{
	Name (_ADR, 0x001E0002)
	Name (_DDN, "Serial IO SPI Controller 0")
}

Device (SPI1)
{
	Name (_ADR, 0x001E0003)
	Name (_DDN, "Serial IO SPI Controller 1")
}

Device (UAR0)
{
	Name (_ADR, 0x001E0000)
	Name (_DDN, "Serial IO UART Controller 0")
}

Device (UAR1)
{
	Name (_ADR, 0x001E0001)
	Name (_DDN, "Serial IO UART Controller 1")
}

Device (UAR2)
{
	Name (_ADR, 0x00190000)
	Name (_DDN, "Serial IO UART Controller 2")
}