blob: e9e2f2f30f37583a4ec2cf7d09e9132bd04e5f05 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2008-2009 coresystems GmbH
* Copyright (C) 2014 Google Inc.
* Copyright (C) 2015 Intel Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef _SOC_PCH_H_
#define _SOC_PCH_H_
#include <device/device.h>
#include <rules.h>
void pch_log_state(void);
#if ENV_RAMSTAGE
void pch_disable_devfn(struct device *dev);
#endif
#endif /* _SOC_PCH_H_ */
|
