summaryrefslogtreecommitdiff
path: root/src/soc/intel/skylake/uart.c
blob: 36b1b5a71bd7b03c9749a6d4baf6fe1bd5fca223 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2015 Google Inc.
 * Copyright (C) 2015 Intel Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc.
 */

#include <console/uart.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <stdlib.h>
#include <soc/pci_devs.h>
#include <soc/ramstage.h>

static int pch_uart_is_debug(struct device *dev)
{
	if (!IS_ENABLED(CONFIG_INTEL_PCH_UART_CONSOLE))
		return 0;

	switch (dev->path.pci.devfn) {
	case PCH_DEVFN_UART0:
		return CONFIG_INTEL_PCH_UART_CONSOLE_NUMBER == 0;
	case PCH_DEVFN_UART1:
		return CONFIG_INTEL_PCH_UART_CONSOLE_NUMBER == 1;
	case PCH_DEVFN_UART2:
		return CONFIG_INTEL_PCH_UART_CONSOLE_NUMBER == 2;
	}
	return 0;
}

static void pch_uart_read_resources(struct device *dev)
{
	pci_dev_read_resources(dev);

	/* Set the configured UART base address for the debug port */
	if (pch_uart_is_debug(dev)) {
		struct resource *res = find_resource(dev, PCI_BASE_ADDRESS_0);
		res->size = 0x1000;
		res->flags = IORESOURCE_MEM | IORESOURCE_ASSIGNED |
			IORESOURCE_FIXED;
	}
}

static struct device_operations device_ops = {
	.read_resources		= &pch_uart_read_resources,
	.set_resources		= &pci_dev_set_resources,
	.enable_resources	= &pci_dev_enable_resources,
	.ops_pci		= &soc_pci_ops,
};

static const unsigned short pci_device_ids[] = {
	0x9d27, /* UART0 */
	0x9d28, /* UART1 */
	0x9d66, /* UART2 */
	0
};

static const struct pci_driver pch_uart __pci_driver = {
	.ops	 = &device_ops,
	.vendor	 = PCI_VENDOR_ID_INTEL,
	.devices = pci_device_ids,
};