summaryrefslogtreecommitdiff
path: root/src/soc/intel/xeon_sp/upd_display.c
blob: 2ae34ed2b95039f41fca4513d5188ca5dc5ff8f1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2019 - 2020 Intel Corporation
 * Copyright (C) 2019 - 2020 Facebook Inc
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */


#include <console/console.h>
#include <fsp/util.h>
#include <lib.h>

#define DUMP_UPD(old, new, field) \
	fsp_display_upd_value(#field, sizeof(old->field), old->field, new->field)

/* Display the UPD parameters for MemoryInit */
void soc_display_fspm_upd_params(
	const FSPM_UPD *fspm_old_upd,
	const FSPM_UPD *fspm_new_upd)
{
	const FSP_M_CONFIG *new;
	const FSP_M_CONFIG *old;

	old = &fspm_old_upd->FspmConfig;
	new = &fspm_new_upd->FspmConfig;

	printk(BIOS_DEBUG, "UPD values for MemoryInit:\n");

	DUMP_UPD(old, new, PcdFspMrcDebugPrintErrorLevel);
	DUMP_UPD(old, new, PcdFspKtiDebugPrintErrorLevel);
	DUMP_UPD(old, new, PcdHsuartDevice);

	hexdump(fspm_new_upd, sizeof(*fspm_new_upd));
}

/* Display the UPD parameters for SiliconInit */
void soc_display_fsps_upd_params(
	const FSPS_UPD *fsps_old_upd,
	const FSPS_UPD *fsps_new_upd)
{
	const FSPS_CONFIG *new;
	const FSPS_CONFIG *old;

	old = &fsps_old_upd->FspsConfig;
	new = &fsps_new_upd->FspsConfig;

	printk(BIOS_DEBUG, "UPD values for SiliconInit:\n");

	DUMP_UPD(old, new, PcdBifurcationPcie0);
	DUMP_UPD(old, new, PcdBifurcationPcie1);
	DUMP_UPD(old, new, PcdActiveCoreCount);
	DUMP_UPD(old, new, PcdCpuMicrocodePatchBase);
	DUMP_UPD(old, new, PcdCpuMicrocodePatchSize);
	DUMP_UPD(old, new, PcdEnablePcie0);
	DUMP_UPD(old, new, PcdEnablePcie1);
	DUMP_UPD(old, new, PcdEnableEmmc);
	DUMP_UPD(old, new, PcdEnableGbE);
	DUMP_UPD(old, new, PcdFiaMuxConfigRequestPtr);
	DUMP_UPD(old, new, PcdPcieRootPort0DeEmphasis);
	DUMP_UPD(old, new, PcdPcieRootPort1DeEmphasis);
	DUMP_UPD(old, new, PcdPcieRootPort2DeEmphasis);
	DUMP_UPD(old, new, PcdPcieRootPort3DeEmphasis);
	DUMP_UPD(old, new, PcdPcieRootPort4DeEmphasis);
	DUMP_UPD(old, new, PcdPcieRootPort5DeEmphasis);
	DUMP_UPD(old, new, PcdPcieRootPort6DeEmphasis);
	DUMP_UPD(old, new, PcdPcieRootPort7DeEmphasis);
	DUMP_UPD(old, new, PcdEMMCDLLConfigPtr);

	hexdump(fsps_new_upd, sizeof(*fsps_new_upd));
}