blob: 7e9e81aae3ed05989f454ec0136697a037e95349 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
/*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __SOC_NVIDIA_TEGRA_PWM_H
#define __SOC_NVIDIA_TEGRA_PWM_H
#include <types.h>
/* Register definitions for the Tegra pwm controller */
#define NV_PWM_CSR_ENABLE_SHIFT 31
#define NV_PWM_CSR_PULSE_WIDTH_SHIFT 16
struct pwm_reg {
u32 csr;
u32 rsvd[3];
};
struct pwm_controller {
struct pwm_reg pwm[4];
};
#endif /* __SOC_NVIDIA_TEGRA_PWM_H */
|
