summaryrefslogtreecommitdiff
path: root/src/soc/nvidia/tegra210/ape.c
blob: 9a9c57f4a541058269b18d47fe3bae0fde65ae70 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
/*
 * This file is part of the coreboot project.
 *
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <delay.h>
#include <soc/addressmap.h>
#include <soc/clk_rst.h>
#include <soc/clock.h>
#include <soc/padconfig.h>
#include <soc/power.h>

static void enable_ape_periph_clocks(void)
{
	clock_enable(0, 0, 0, CLK_V_APB2APE, 0, 0, CLK_Y_APE);

	/* Give clocks time to stabilize. */
	udelay(IO_STABILIZATION_DELAY);
}

static void unreset_ape_periphs(void)
{
	clock_clr_reset(0, 0, 0, CLK_V_APB2APE, 0, 0, CLK_Y_APE);
}

/*
 * Audio on Tegra210 requires some special init.
 * The APE block must be unpowergated, and a couple of
 * audio-based peripherals must be clocked and taken
 * out of reset so that I2S/AXBAR/APB2APE registers can
 * be configured to enable audio flow.
 */

void soc_configure_ape(void)
{
	power_ungate_partition(POWER_PARTID_APE);

	enable_ape_periph_clocks();
	remove_clamps(POWER_PARTID_APE);
	unreset_ape_periphs();
}