blob: 8f0ea4c120c924020906f18d8408fe1fe7f0cebe (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
/*
* Copyright (c) 2010-2015, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#ifndef _TEGRA210_SECURE_BOOT_H_
#define _TEGRA210_SECURE_BOOT_H_
struct tegra_secure_boot {
u32 sb_csr; /* offset 0x00 */
u32 sb_pirom_start; /* offset 0x04 */
u32 sb_pfcfg; /* offset 0x08 */
u32 sb_secure_spare_0; /* offset 0x0c */
u32 sb_secure_spare_1; /* offset 0x10 */
u32 sb_secure_spare_2; /* offset 0x14 */
u32 sb_secure_spare_3; /* offset 0x18 */
u32 sb_secure_spare_4; /* offset 0x1c */
u32 sb_secure_spare_5; /* offset 0x20 */
u32 sb_secure_spare_6; /* offset 0x24 */
u32 sb_secure_spare_7; /* offset 0x28 */
u32 rsvd; /* offset 0x2c */
u32 sb_aa64_reset_low; /* offset 0x30 */
u32 sb_aa64_reset_high; /* offset 0x3c */
};
#endif /* _TEGRA210_SECURE_BOOT_H_ */
|
