summaryrefslogtreecommitdiff
path: root/src/soc/qualcomm/ipq806x/memlayout.ld
blob: 6e7e56cada31d9c8539b083b5f6209b82a2d3618 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
/* SPDX-License-Identifier: GPL-2.0-only */

#include <memlayout.h>

#include <arch/header.ld>

SECTIONS
{
	REGION(rpm, 0x00020000,  160K, 8K)
	SRAM_START(0x2A000000)
	/* This includes bootblock image, can be reused after bootblock starts */
/*	UBER_SBL(0x2A000000, 48K) */
/*	DDR(0x2A000000, 48K) */
	BOOTBLOCK(0x2A00C000, 24K)
	OVERLAP_VERSTAGE_ROMSTAGE(0x2A012000, 64K)
	VBOOT2_WORK(0x2A022000, 12K)
	PRERAM_CBMEM_CONSOLE(0x2A026000, 32K)
	TIMESTAMP(0x2A02E000, 1K)

/*	0x2e400..0x3F000  67 KB free */

/* Keep the below area reserved at all times, it is used by various QCA
   components as shared data
	QCA_SHARED_RAM(2A03F000, 4K)
*/
	STACK(0x2A040000, 16K)
	PRERAM_CBFS_CACHE(0x2A044000, 91K)
	FMAP_CACHE(0x2A05B000, 2K)
	TTB_SUBTABLES(0x2A05B800, 2K)
	TTB(0x2A05C000, 16K)
	SRAM_END(0x2A060000)

	DRAM_START(0x40000000)
	RAMSTAGE(0x40640000, 128K)
	SYMBOL(memlayout_cbmem_top, 0x59F80000)
	POSTRAM_CBFS_CACHE(0x59F80000, 384K)
	DMA_COHERENT(0x5A000000, 2M)
}