index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
amd
/
amd8132
/
Makefile.inc
blob: 75dce39f54fb64a3fee07cb13b30125d9ab2966e (
plain
)
1
2
3
4
5
ifeq ($(CONFIG_SOUTHBRIDGE_AMD_AMD8132),y) ramstage-y += bridge.c endif