summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/cimx/sb900/Kconfig
blob: be3b16dd584ef2bf6e7fff6c533dfce263779eeb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
##
## This file is part of the coreboot project.
##
## Copyright (C) 2011 Advanced Micro Devices, Inc.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##

config SOUTHBRIDGE_AMD_CIMX_SB900
	bool
	default n
	select IOAPIC
	select AMD_SB_CIMX
	select HAVE_CF9_RESET
	select HAVE_CF9_RESET_PREPARE

if SOUTHBRIDGE_AMD_CIMX_SB900
config SATA_CONTROLLER_MODE
	hex
	default 0x0
	help
	  0x0 = Native IDE mode.
	  0x1 = RAID mode.
	  0x2 = AHCI mode.
	  0x3 = Legacy IDE mode.
	  0x4 = IDE->AHCI mode.
	  0x5 = AHCI mode as 7804 ID (AMD driver).
	  0x6 = IDE->AHCI mode as 7804 ID (AMD driver).

config PCIB_ENABLE
	bool
	default n
	help
	  n = Disable PCI Bridge Device 14 Function 4.
	  y = Enable PCI Bridge Device 14 Function 4.

config ACPI_SCI_IRQ
	hex
	default 0x9
	help
	  Set SCI IRQ to 9.

config BOOTBLOCK_SOUTHBRIDGE_INIT
	string
	default "southbridge/amd/cimx/sb900/bootblock.c"

endif #SOUTHBRIDGE_AMD_CIMX_SB900