summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/Kconfig
blob: 9bdeefac3bceb265af2bbf8c06bf159af15352f1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
##
## This file is part of the coreboot project.
##
## Copyright (C) 2011 Google Inc.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc.
##

config SOUTHBRIDGE_INTEL_BD82X6X
	bool

config SOUTHBRIDGE_INTEL_C216
	bool

if SOUTHBRIDGE_INTEL_BD82X6X || SOUTHBRIDGE_INTEL_C216

config SOUTH_BRIDGE_OPTIONS # dummy
	def_bool y
	select SOUTHBRIDGE_INTEL_COMMON
	select IOAPIC
	select HAVE_HARD_RESET
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_SMI_HANDLER
	select USE_WATCHDOG_ON_BOOT
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select SPI_FLASH
	select COMMON_FADT
	select ACPI_SATA_GENERATOR
	select HAVE_INTEL_FIRMWARE

config EHCI_BAR
	hex
	default 0xfef00000

config DRAM_RESET_GATE_GPIO
	int
	default 60

config BOOTBLOCK_SOUTHBRIDGE_INIT
	string
	default "southbridge/intel/bd82x6x/bootblock.c"

config SERIRQ_CONTINUOUS_MODE
	bool
	default n
	help
	  If you set this option to y, the serial IRQ machine will be
	  operated in continuous mode.

config HPET_MIN_TICKS
	hex
	default 0x80

config HAVE_IFD_BIN
	def_bool y

config BUILD_WITH_FAKE_IFD
	def_bool !HAVE_IFD_BIN

endif

if SOUTHBRIDGE_INTEL_BD82X6X || SOUTHBRIDGE_INTEL_C216 || SOUTHBRIDGE_INTEL_IBEXPEAK

choice
	prompt "Flash ROM locking on S3 resume"
	default LOCK_SPI_ON_RESUME_NONE

config LOCK_SPI_ON_RESUME_NONE
	bool "Don't lock ROM sections on S3 resume"

config LOCK_SPI_ON_RESUME_RO
	bool "Lock all flash ROM sections on S3 resume"
	help
	  If the flash ROM shall be protected against write accesses from the
	  operating system (OS), the locking procedure has to be repeated after
	  each resume from S3. Select this if you never want to update the flash
	  ROM from within your OS. Notice: Even with this option, the write lock
	  has still to be enabled on the normal boot path (e.g. by the payload).

config LOCK_SPI_ON_RESUME_NO_ACCESS
	bool "Lock and disable reads all flash ROM sections on S3 resume"
	help
	  If the flash ROM shall be protected against all accesses from the
	  operating system (OS), the locking procedure has to be repeated after
	  each resume from S3. Select this if you never want to update the flash
	  ROM from within your OS. Notice: Even with this option, the lock
	  has still to be enabled on the normal boot path (e.g. by the payload).

endchoice

endif