summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_bd82x6x/acpi/sleepstates.asl
blob: cd391fb76adc9c2e09ea6cd810b71c3259f5e476 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2007-2009 coresystems GmbH
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; version 2 of
 * the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

Name(\_S0, Package(){0x0,0x0,0x0,0x0})

/*
 * S1 and S3 sleep states are not supported
 * Name(\_S1, Package(){0x1,0x1,0x0,0x0})
 * Name(\_S3, Package(){0x5,0x5,0x0,0x0})
 */

Name(\_S4, Package(){0x6,0x6,0x0,0x0})
Name(\_S5, Package(){0x7,0x7,0x0,0x0})