summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ax/i82801ax_early_lpc.c
blob: abcf9c60dc9dba890fcebd6780edf15a8622bb66 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2008 Joseph Smith <joe@settoplinux.org>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
 *
 */

static void i82801ax_halt_tco_timer(void)
{
	device_t dev;
	uint16_t halt_tco_timer;

	/* Set the LPC device statically. */
	dev = PCI_DEV(0x0, 0x1f, 0x0);

	/* Temporarily set ACPI base address (I/O space). */
	pci_write_config32(dev, PMBASE, (PMBASE_ADDR | 1));

	/* Temporarily enable ACPI I/O. */
	pci_write_config8(dev, ACPI_CNTL, 0x10);

	/* Halt the TCO timer, preventing SMI and automatic reboot */
	outw(inw(PMBASE_ADDR + TCOBASE + TCO1_CNT) | (1 << 11), PMBASE_ADDR + TCOBASE + TCO1_CNT);

	/* Disable ACPI I/O. */
	pci_write_config8(dev, ACPI_CNTL, 0x00);
}