summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801gx/reset.c
blob: 39c4f31619591ba88ceefa3d8c6b18899882bbd8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2008-2009 coresystems GmbH
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; version 2 of
 * the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <arch/io.h>
#include <reset.h>

void soft_reset(void)
{
        outb(0x04, 0xcf9);
}

#if 0
void hard_reset(void)
{
	/* Try rebooting through port 0xcf9. */
	outb((1 << 2) | (1 << 1), 0xcf9);
}
#endif

void hard_reset(void)
{
        outb(0x02, 0xcf9);
        outb(0x06, 0xcf9);
}