Makefile.inc « i82870 « intel « southbridge « src - coreboot - Some coreboot project code with my work

summary refs log tree commit diff

path: root/src/southbridge/intel/i82870/Makefile.inc

blob: 790bd01513046649e680fa06b783271c53ef3e80 (plain)

ifeq ($(CONFIG_SOUTHBRIDGE_INTEL_I82870),y)

ramstage-y += ioapic.c
ramstage-y += pcibridge.c
#ramstage-y += pci_parity.c

endif